vhdl tag

What is the VHDL timing constant?

I'm a beginner at VHDL.I am studying by looking at the example description below.http://kivantium.hateblo.jp/entry/2016/02/25/232858in receiving state=1elsif counter=1500then to read the received data...